Abstract: A few individual design examples of programmable device-based biological neuron model implementations are available in the literature, but there is no comprehensive study that examines analog and digital programmable design examples of frequently studied biological neuron model implementations. The aim of this paper is to present a comparative study about programmable and reconfigurable implementations of the FitzHugh-Nagumo, Izhikevich, and Hindmarsh-Rose neuron models. Since field programmable analog array (FPAA) and field programmable gate array (FPGA) devices offer several advantages such as flexible design possibilities, reduction of the complexity of design, real-time modification, and software control for programmable and reconfigurable implementations of neuron models and neural structures, they are preferred in these implementations as analog and digital programmable devices.
Introduction
Several biological neuron models have been reported in the literature for the purpose of examining parameter changes, which affect the behaviors, physiological structures, and information transfer mechanisms of the neurons, or for studying the interactions between neurons outside the living body. The first neuron model was the classical neuron model proposed by McCullach and Pitts in 1943 [1] . Several assumptions, such as the "all or nothing" principle, were made in this model to facilitate easy calculation, and these assumptions constitute a basis for the other models. In 1952, the most successful and widely used neuron model, the Hodgkin-Huxley (HH) model, was presented in the literature [2] . The ionic mechanism and the electrical current on the membrane surface were discussed in this comprehensive model. After that, the FitzHugh-Nagumo (FHN) neuron model, which is a simplified version of the HH neuron model, was proposed [3] . In 1972, Nagumo and Sato [4] defined a neuron model, and the weakly coupled Wilson-Cowan neuron model was defined in the same year [5] . The Morris-Lecar (ML) neuron model is a conductance-based neuron model and it was proposed in 1981 [6] . In order to describe oscillations in barnacle giant muscle fiber, the ML neuron model has biological significance. The Hindmarsh-Rose (HR) neuron model was proposed in 1984 [7] ; it has both several neuronal behaviors and an accurate output frequency-input current relationship. In addition to having a simple mathematical description, the Izhikevich neuron model includes very rich neuronal dynamics, as does the HH neuron model, and it was proposed in 2003. Besides these models [1] [2] [3] [4] [5] [6] [7] [8] , there are integrate-and-fire type models [9] ; they only describe the electrical activities of neurons and do not deal with the electrophysiology of them. The activities of biological neuron models are tested by utilizing simulation tools or experimental setups. While software examinations of biological neuron models simulate the neuronal features, hardware implementations emulate these features and the real-time signals can be used in studies such as real-world robotic applications and central pattern generators [10] [11] [12] . For these reasons, although the required number of components depends on the complexity of the biological neuron model, it is preferred to implement biological neuron models by using the minimum number of components and allowing a high precision parameter setup in a most accurate way. To implement the biological neuron models, there are design techniques such as individual application-specific integrated circuit (ASIC) implementations and discrete circuit applications in the literature [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . Verylarge-scale integration (VLSI)-based realizations of neuron models present a compact structure, and a simple network consisting of a few neurons can be constructed in a very small area on the chip. However, they do not offer reconfigurability features. To obtain rapid prototyping in practical applications, discrete circuit-based implementations of neurons are highly efficient, but as the order of nonlinearity increases, it is necessary to adjust the parameters of the neuron model more sensitively. As the neuron number in the network increases, the circuit to be realized also gets more complicated and the necessity for a new prototype occurs for each model. Thus, discrete circuit-based implementations become inadequate to implement a neural network structure that consists of several neurons. For these reasons, field programmable analog array (FPAA) and field programmable gate array (FPGA) devices provide more practical usage and rapid prototyping features than ASIC and discrete implementations for examining neural interactions such as the adjustment of weights and coupling of neurons. Their reconfigurability features allow us to realize different neuron models without the need for any hardware changes. Because of these useful features of FPAA and FPGA, they can be used effectively to realize neuron models. In this study, first some overviews are presented about neuron models and then the FHN, Izhikevich, and HR neuron models are implemented with both FPAA and FPGA devices to evaluate their neuron model realization performances in terms of design flexibility, power consumption, area consumption, dynamic range, and frequency range. Finally, their programmable design aspects are compared in the framework of alternative hardware techniques.
In this context, the frequently studied biological neuron models in the literature are overviewed in Section 2. In Section 3, the analog and digital programmable implementation details of the FHN, Izhikevich, and HR neuron models are given. Discussions and conclusions about the implementation methods of neuron models are presented in Sections 4 and 5.
An overview of the biological neuron models
A real biological neuron exhibits a wide variety of dynamical behaviors, such as quiescent, spike, burst, and chaotic behaviors. These rhythmic behaviors are called neuron oscillation and they can be defined by mathematical equations similar to oscillators. A biological neuron model is a structure that defines neuron behaviors with mathematical equations. In this section, well-known biological neuron models in the literature are tested via a numerical software tool for the purpose of checking the accuracy of the experimental results by comparing the numerical results.
The HH neuron model is a detailed model that gives accurate results about the electrical characteristics of a neuron. In particular, it explains the production and propagation of action potential by using the ionic concentration changes and the descriptions of ionic channel structures [2] . The HH neuron model is defined by Eq. (1) in Table 1 . In Eq. (1), E K , E N a , and E L are equilibrium potentials that depend on the ionic species. g K , g N a , and g L (mS/cm 2 ) are the ion conductances and V , C , and I are the membrane potential, membrane capacitance, and membrane input current, respectively. The numerical simulation results of this model are given in Figure 1 . Figure 1a represents the action potential of the neuron. Here, the resting potential of the neuron is about 5 mV. The figure shows the depolarization, repolarization, and hyperpolarization states at ranges of 0-3 ms, 6-16 ms, and 6-16 ms, respectively. An increment in the frequency of spikes with the increment of membrane input current is observed, as shown in Figure 1b . To reduce the variable parameters of the HH neuron model, a number of studies were put forward by FitzHugh [25] . In subsequent works, the FHN neuron model, defined by Eq. (2) in Table 1 , was introduced by assimilating to the Van der Pol oscillator [26] . In Eq. (2), v is the membrane potential, u is the recovery parameter, and I represents the membrane input current. a , b, and c are variable parameters. The simulation results of this system are presented in Figure 2 . The numerical simulation results show that the FHN neuron is quiescent up to I = 0.32 and then it exhibits only spiking behavior. Although the frequency of the spike signal depends on membrane input current in the real neurons, it does not depend on membrane input current in this model. The FHN neuron model is not able to exhibit all neuron dynamics, so it is less adequate than the other neuron models. The Izhikevich neuron model was proposed in 2003 [8] . This model has calculation easiness, as in the integrate-and-fire type neuron models, and it includes substantial dynamics, as in the HH neuron model. The Izhikevich neuron model is given in Eq. (3) of Table 1 [8] . In Eq. (3) v is the membrane potential, u is the recovery parameter, and I represents the membrane input current. a describes the time scale recovery variable u, and b is the sensitivity of u. c and d are the after-spike reset parameters. The spiking behavior, bursting behavior, and fast spiking behavior of the Izhikevich neuron model are given in Figures 3a, 3b, and 3c, respectively. In the original study that introduced the Izhikevich neuron model [8] , the various neuron behaviors are produced by depending on the changes of four parameters (a ,b,c , d) in Eq. (3). If these parameters in Eq. The FHN neuron model [3] is the simplified version of the HH neuron model. This model is defined by two differential equations, but it does not have the capability of exhibiting certain behaviors of the neurons. The HR neuron model was derived from the FHN neuron model by adding one differential expression to its equations [7] . Despite its simplicity, the HR neuron model is able to exhibit several of the dynamic behaviors of a real neuron and it is defined by Eq. (4) in Table 1 . In this equation, the I parameter represents the membrane input current, b controls the transition between bursting and spiking, µ controls the spiking frequency and the number of spikes per burst in the case of spiking and bursting respectively, s adjusts adaptation, and v rest is the resting potential. By fixing the parameters µ = 0.01, s = 4, and v rest = -1.6, the HR neuron model dynamics are investigated with a numerical simulation tool, depending on parameters I and bas in [27] . Numerical simulation results for spike, burst, and chaotic behaviors of this model are shown in Figures 4a, 4b, and 4c, respectively. The ML neuron model is expressed as a mathematical description of the giant barnacle muscle fiber [6] . It is known as a conductance-based model and uses calcium, potassium, and ohmic leak current. The ML neuron model is defined by Eq. (5) in Table 1 . In Eq. (5), v is the membrane potential; w represents the slow activation of potassium channels; I is the membrane input current; g Ca , g K ,and g L are conductances of leak current, E K , E Ca , and E L are equilibrium potentials; and V 1 ,V 2 , V 3 ,and V 4 represent variable parameters. The numerical analysis results of this model are given in Figure 5 . For I = 0, the ML neuron is in the quiescent state. As the value of the membrane input current increases, the ML neuron exhibits spiking behaviors, but the frequency of the spike signal does not change in the numerical simulation and the ML neuron passes again to the quiescent state in the later values of I . The ML neuron model does not exhibit other neuron dynamics such as in the FHN neuron model.
As seen from the numerical analyses, the simplest neuron model derived from the HH neuron model is the FHN neuron model. Additionally, the Izhikevich neuron model has both calculation easiness and the ability to exhibit many different neuron behaviors [8] . The HR neuron model is used in synchronization application studies [ [27] [28] [29] [30] . The FHN, Izhikevich, and HR neuron models are often utilized in hardware implementation studies of biological neuron models. Thus, these neuron models are preferred and implemented using both analog and digital programmable devices in the following section to evaluate their neuron model realization performances in terms of the design flexibility, power consumption, area consumption, dynamic range, and frequency range.
Programmable analog and digital implementations of neuron models
In this section, the FHN, Izhikevich, and HR neuron models are implemented with both FPAA and FPGA in order to give the whole design of frequently studied models for the first time. Here, the design processes of FPAA-and FPGA-based neuron model implementations are presented in detail. 
FPAA-based implementations
FPAAs provide high stability, accuracy, and rapid prototyping techniques and use configurable analog blocks (CABs), which consist of op-amps, an array of switches, and a capacitor bank. In this study, AN231E04 type FPAA boards were used. Comprehensive descriptions of AN231E04 and configurable analog modules (CAMs) are available from this software tool. FPAA chips have some limitations, such as capacity and a specific saturation level ( ± 2 V). FPAA boards can be combined with each other in order to cope with the capacity problem. To overcome the saturation problem, the system model must be rescaled according to numerical simulation results and saturation levels in the design process. After the rescaling process, the FHN, Izhikevich, and HR neuron models are modified and redefined by Eqs. (6), (7) , and (8) in Table 2 , respectively. Additionally, the values of the parameters in the models change depending on the rescaling and modification operations and their new values are listed in Table 2 .
To implement analog functions such as multiplication, addition, filtering, and rectification, various configurable analog blocks (CAMs) are predefined in the FPAA's software tool with detailed documentation. The CAMs used in the implementations of the FHN, Izhikevich, and HR neuron models are shown in Table  2 and listed as follows: SUMFILTER, TRANSFER FUNCTION, MULTIPLIER, VOLTAGE, SUMDIFF, and SUMINV. The SUMFILTER block has a single-pole low-pass filter and three weighted analog inputs, and the state variables v , u, and w of neuron models are implemented with this block. The TRANSFER FUNCTION block generates a user-specified voltage transfer function with 256 quantization steps. The nonlinear functions, which are harder to implement, are embedded on the TRANSFER FUNCTION block in the equations. The MULTIPLIER block is used for performing the multiplication operation and in this study it is used to obtain quadratic expressions easily. The VOLTAGE block is a DC voltage source and its value ranges from ± 2 V, and the constant value expressions as membrane input current in neuron model equations have been contracted with this block. The remaining addition and subtraction operations have been implemented with the SUMDIFF or SUMINV blocks. These blocks are similar to the SUMFILTER block, but they do not consist of a filter.
After the selection of these CAM blocks and construction of the required connections between these blocks are done by using the FPAA interface tool, the neuron models are transferred to the FPAA board. Table 2 . Mathematical descriptions of biological neuron models after the rescaling operation and the FPAA-based implementation schemes.
Neuron model Rescaled equat ons
The FPAA-based mplementat on scheme of the models Figure 7 . The frequency of the spike signal increases depending on the increment of the membrane input current in the real neurons and the Izhikevich neuron model satisfies this property. The experimental results of FPAA-based implementation are also compatible with this feature. While the membrane input current is 0.33 in Figure 7a , it is increased to 1.17 in Figure 7b . As shown in these figures, the frequency of the spike signal increases depending on this increment. In Figure 8a , the HR neuron exhibits spiking behaviors, and the v − u phase portrait illustration of the HR neuron model for spiking behavior is shown in Figure 8b . On the other hand, the bursting behavior of the HR neuron model is shown in Figure 8c and the v − u phase portrait illustration of this behavior is given in Figure 8d . The obtained experimental results for these neuron models agree with the numerical simulation results. There is an available study on FPAA-based implementation of the FHN neuron model in the literature [31] . While two FPAA boards were used in the previous study, one FPAA board is used in our study and the experimental results are compatible with each other. In the FPAA-based Izhikevich neuron model implementation, only the spiking behavior of this model was achieved with FPAA devices; other behaviors could not be obtained. The most important factor for this situation is thought to be that the detailed mathematical modeling and theoretical analysis studies of the Izhikevich neuron model depend on its discrete-time system description. For example, the analysis of the Izhikevich neuron model in the original study [8] was handled by utilizing a discretization method, which is more convenient for the digital systems. Since the nonlinear function definitions and the parameter adjustments of the HR neuron model are realized via an interface software tool in FPAA implementations, realizations of the model become easier and more sensitive according to other hardware options. The CAB capacity usages and power consumptions of the FPAA-based neuron model implementations are presented in Table 3 . 
FPGA-based implementations
FPGAs consist of programmable digital blocks and programmable interconnections between them. Unlike standard digital microprocessors, FPGAs provide massive parallelism in digital implementations. FPGA boards include programmable I/O units, programmable interconnections, PLL and clock channels, memory units and multipliers, and programmable logic blocks. The Cyclone III IC available on the Altera DE0 educational board is used in this study. A Cyclone III IC has 15,408 digital blocks called logic elements and 112 nine-bit embedded multipliers, and an Altera DE0 board has various peripherals like switches and LEDs. To realize the neuron models with FPGA, very high-speed integrated circuit hardware description language (VHDL) is used. The codes of VHDL are created in the software tool by using 32-bit fixed-point numerical notation.
The FPGA is an example of a programmable and reconfigurable digital device. For this reason, continuous systems must transform discrete structures with a discretization method. Neuron models are usually described by continuous ordinary differential equations. To implement them with an FPGA device, they must also be discretized. After the Euler discretization method is applied to the FHN, Izhikevich, and HR neuron models, the models can be defined by Eq. (9), (10) , and (11), respectively, in Table 4 . As the value of discretization constant ∆h varies, the system dynamics also change. For example, a burst behavior in the original model may turn into a spike behavior in the discretized model under the same parameter values. Therefore, the ∆h value is determined depending on the numerical simulations, which represent original behaviors of the biological neuron models [8] . According to the numerical simulation results, the discretization constant ∆h is chosen as 0.01 in all equations in this study and the closest results are obtained for this value. On the other hand, ∆h is just a numerical value represented with different bit resolutions in FPGA implementations. As long as the same bit resolutions are used, changes in the ∆h value do not affect the power consumption and resource allocation. v n +1 =v n + h(u n v n 3 +bv n 2 +I w n ) u n +1 =u n + h(1 5v n 2 u n ) z n +1 =z n + h( ( s (v n v r e s t ) w n )) µ
To obtain the v 3 function of the FHN neuron model in Eq. (9), multiplier blocks are used as in Figure 9 .
The rest of the equations can be constructed with programmable logic blocks. The signal, which is taken from pins on a DE0 board in a parallel way, is applied to a DAC0808 digital/analog convertor. The experimental results are measured from the output of the DAC and they are shown in Figure 10 . The obtained experimental results agree with the numerical simulation results and FPAA-based implementation results.
To implement the FPGA-based Izhikevich neuron model, in addition to the advantage of the programmability feature of the FPGA device, a switching mechanism is offered for easy observation of results. Before proceeding to this switching mechanism, the continuous time equations of the model are transformed to discretetime equations, as shown in Eq. (10) . To observe the various dynamics of the Izhikevich neuron model without making any parameter adjustments or reprogramming the device, a switching mechanism is suggested. In this mechanism, a general circuit structure is constructed; the signals are assigned corresponding to the parameters a ,b, c, d, and I ; and these signals are applied to the general circuit. The values of the variable parameters are the same as those in the numerical simulations. In this way, the FPGA device is programmed once and the limited space available on it is saved. The representation of this switching mechanism is shown in Figure 9 . The difference equations of the HR neuron model are given in Eq. (11) of Table 4 [32]. In the design process, the main system in Eq. (11) is formed using VHDL in software using 32-bit fixed-point numerical notation. Here, the control parameters are b and I , because only they affect the fire patterns. These two parameters are adjusted via the software tool to obtain the different patterns of the neuron with the FPGA and the built system is downloaded to the FPGA device. Experimental measurements are monitored through a DAC block. The representation of the experimental setup of the FPGA-based HR neuron is shown in Figure  9 . In Figure 12 , three different behaviors of the HR neuron model on the FPGA are given. While regular spiking behavior of the HR neuron model is recorded in the time domain in Figure 12a , the v − u phase portrait illustration for spiking behavior is presented in Figure 12b . Similar to these illustrations, Figures 12c and 12d show bursting behavior and its phase portrait. Table 5 .
Discussion
After presenting an overview about neuron models and their programmable device-based implementations, the question of which design procedure offers powerful usage to implement the neuron models should be answered. Thus, a qualitative comparison for the implementation methods of biological neuron models is given within several categories, such as achieving the dynamic behaviors of the neurons with these devices, design flexibility, power consumption, area consumption, dynamic range, frequency range, and suitability for network implementation. These mentioned categories are summarized in Table 6 . Certain numerical values for some criteria in Table 6 , such as power and area consumptions, can be obtained from related references, numerical analyses, and results in Tables 3 and 5 . However, some aspects like the suitability for network implementation or dynamic range do not depend on the numerical results and they are a general evaluation about performances of the implementation methods. Thus, in Table 6 , performance comparison of devices is summarized instead of giving exact numerical results. According to Table 6 , while (+++) shows high performance and (++) represents good performance, (+) means average acceptability.
The first hardware implementation of a neuron model was implemented by using transistor-based circuitry and it depended on the HH neuron model [22] and examples performed by discrete devices for the other neuron models in the literature [22, 23] . Additionally, several ASIC implementations for almost all neuron models are available in the literature [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . For example, the HH neuron model was realized by using 2-µ m BICMOS technology in [13] . CMOS-based implementations of the FHN neuron model focused on that these types of implementations present a compact structure [15, 16] . There are also some examples of VLSI-based implementations of FHN, Izhikevich, and HR neuron models [17] [18] [19] [20] . On the other hand, although there are few individual design examples of programmable device-based biological neuron model implementations in the literature [31, [33] [34] [35] , both analog and digital programmable implementation details of the frequently studied biological neuron models have been presented respectively in this study for the first time. The results obtained in these studies showed that several different ASIC implementations, discrete circuit methods, and programmable devices can be used to achieve the dynamics of neuron behaviors successfully.
As seen from the neuron models' descriptions in Table 1 , the models consist of many parameters and nonlinear expressions. A high-precision parameter setup must be used to realize these adjustable functions. This setup process is realized by using software control of FPAA and FPGA devices, so they offer very flexible design procedures yielding reduction in the complexity of the design in contrast to the discrete devices or ASIC applications.
Power consumption is accepted as another comparison parameter for the implementations of neuron models. While FPAA power consumption ranges between 32 and 166 mW, FPGA power consumption is calculated as approximately 83 mW, as presented in Tables 4 and 5 . In the discrete circuit realizations, power consumption is strictly related to the used components and the complexity of the model. For example, the power consumption of the FHN neuron model, which is one of the simplest models, was approximately calculated as 6 mW via PSPICE simulation for discrete circuit-based implementation in [23] . The power consumption also increases as the used number of components increases for more complicated models. On the other hand, ASIC implementations have very good results for power consumption. In the VLSI implementations of the FHN and HR neuron models [17, 20] , power consumptions are calculated as 23 µ W and 163.4 µ W, respectively. Tables 4 and 5 , the HR neuron model has the highest area usage in FPAA-based implementation, with the FHN neuron model ranking second and the Izhikevich neuron model ranking last. While the area usages of the HR and Izhikevich neuron models are nearly the same, the FHN neuron model can be designed using fewer logic components in FPGA-based implementations. As mentioned previously, ASIC implementations offer compact structure and neuron models, and a simple network consisting of a few neurons can be constructed in a very small area on the chip [13, 16] . FPAA and FPGA devices were also used the implementations of neuronal structures in the literature [32, 34] . Although the performance of FPAA devices is not as effective as FPGA-based implementations for network structures, the nonlinear functions in models can be realized with FPAA more easily than FPGA. Discrete device-based implementations are harder for realizing the neural structures.
According to
The other classification parameter is the dynamic range. The dynamic range of the FPAA IC is restricted with the rescaling process because of the saturation level of the devices. The dynamic range of the FPGA IC depends on the bit length of the numerical notation in use instead of supply voltages. When the digital outputs of FPGA are converted to analog, the dynamic range can be adjusted via the amplifier stage of the DAC unit. For these reasons, dynamic ranges of FPGA-based implementations are evaluated as having high acceptability in Table 6 . Since discrete circuit implementations have the highest supply voltages, the widest dynamic range belongs to them.
The datasheet of the FPGA device shows that the FPGA has a wide frequency range of 500 MHz. In contrast to this, the default operating frequency in FPAAs is chosen as 2 MHz and can be extended to 8 MHz. Therefore, the frequency range of the FPGA is better than the FPAA's. In ASIC implementations, frequency range varies according to the used methods. For example, a transconductance amplifier with 6 GHz operation frequency was designed in [14] for the RF filter of mobile communication and the biologically plausible neuromorphic hardware and the HH neuron model was implemented with this transconductance amplifier. If current-mode active elements are used in the discrete device-based circuit configuration of neuron models, the dynamic behaviors in MHz can be obtained.
Conclusions
A comprehensive study about the implementations of biological neuron models was presented in order to give programmable and reconfigurable implementations of the FHN, Izhikevich, and HR neuron models by comparing their design aspects. In order to compare the suitability of design methods for the implementations of biological neuron models, advantages and disadvantages of each implementation method have been discussed in terms of achieving the dynamic behaviors of the neurons with these devices, design flexibility, power consumption, area consumption, dynamic range, frequency range, and suitability for network implementation. Since FPAA and FPGA devices have programmability and reconfigurability features, they have the best performance in terms of design flexibility and suitability for network implementation. For the designs that require low power consumption and high frequency performance, ASIC implementations are the best choice. If the model is not very complex, discrete devices are also a remarkable alternative.
As a result of these comparisons, it can be said that both FPAA and FPGA devices have useful properties and they can be used in neuronal studies at least as effectively as the other design methods. In particular, experimental prototypes of the other incipient neuronal structures are able to be set up, tested, and verified rapidly by taking advantage of the programmability and reconfigurability features of these devices. In realtime applications requiring massive neural hardware, FPAA-and FPGA-based implementations may provide alternative powerful design tools.
